Design for Testability Technique for Microcontroller
نویسندگان
چکیده
منابع مشابه
A design for testability technique for mixed-signal differential circuits
In this paper a new DFT scheme is proposed suitable for testing Mixed signal differential circuits. The proposed testing-scheme is capable of detecting single catastrophic faults injected into the circuit under test. These faults can be either shorts and opens or bridgings between non contiguous nodes of the circuit. The test result is provided by a digital Fail/Pass indication signal. Exhausti...
متن کاملDesign for Testability
This paper presents an implemented system for modifying digital circuit designs to enhance testability. The key contributions of the work are: (1) setting design for testability in the context of test generation, (2) using failures during test generation to focus on testability problems, (3) indexing from these failures to a set of suggested circuit modifications. This approach does not add tes...
متن کاملDesign for Testability
Testability is a software quality characteristic that is of major relevance for test costs and software dependability. Still, testability is not an explicit focus in today’s industrial software development projects. Related processes, guidelines, and tools are missing. This paper is about design for testability, the main intersection of software design and testing. We describe 1) elements of ob...
متن کاملDesign for Testability Reuse in Synthesis for Testability
This paper presents our Design for Testability reuse approach implemented in the allocation for testability system IDAT. In the context of High-Level Synthesis for Testability, the allocation for testability process mainly consists in searching for the best cost/quality trade-off between the designer requirements and testability means which can be proposed by the system, considering the availab...
متن کاملDFFT : Design For Functional Testability
Creating functional tests that work on an ATE has always been a significant challenge [1]. This paper identifies the fundamental mechanisms for functional test failures of an SOC on an ATE. Taking these mechanisms into account during the design process of a chip can substantially reduce the efforts needed to make functional tests work. We call this process design for functional testability (DFFT).
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The International Conference on Electrical Engineering
سال: 2012
ISSN: 2636-4441
DOI: 10.21608/iceeng.2012.30809